Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier| Chapter 10 | Novel Perspectives of Engineering Research Vol.7
Based on the provided technique for both positive and negative multiplications, this work offers a bit-level systolic design for a matrix-matrix multiplier. To achieve the...